jlcpcb
JLCPCB PCB fabrication and assembly — BOM/CPL generation, basic vs extended parts, assembly constraints, design rules, ordering workflow. Use with KiCad for JLCPCB manufacturing. Use this skill when the user mentions JLCPCB, wants to order PCBs or assembled boards, needs prototype bare PCBs and stencils, wants to know JLCPCB design rules and capabilities, or is asking about PCB manufacturing costs or turnaround times. For gerber/CPL export, stencil ordering, and BOM management, see the bom skill.
- Installs
- 781
- Last 24h
- +12
- Trending rank
- #7796
- Security
- Not audited
Install
Works with every agent the skills CLI supports.
npx skills add https://github.com/aklofas/kicad-happy --skill jlcpcb- 01
Install
Run the command in your project. The CLI asks which agents to install for.
- 02
Describe the task
Ask your agent for something this skill covers. It loads jlcpcb automatically when relevant.
- 03
Review the result
The agent follows the SKILL.md steps, scripts and references bundled with the skill.
SKILL.md
The instructions your agent reads when the skill is triggered.
JLCPCB — PCB Fabrication & Assembly
JLCPCB is a PCB fabrication and assembly service based in Shenzhen, China. It is a sister company to LCSC Electronics (common ownership) — they share the same parts library.
Typical usage: Order bare prototype PCBs + framed stencil from JLCPCB during prototyping (parts sourced separately from DigiKey/Mouser, hand-assembled in lab). For production runs (100s qty), order fully assembled boards from JLCPCB using LCSC parts. PCBWay is an alternative assembler. For component searching, see the lcsc skill. For BOM management, gerber/CPL export, and stencil ordering, see the bom skill.
Related Skills
| Skill | Purpose |
|---|---|
kicad | Read/analyze KiCad project files, DFM scoring against JLCPCB capabilities |
bom | BOM management, gerber/CPL export, stencil ordering |
digikey | Search DigiKey (prototype sourcing, primary — also preferred for datasheet downloads via API) |
mouser | Search Mouser (prototype sourcing, secondary) |
lcsc | Search LCSC (production sourcing — JLCPCB uses LCSC parts library) |
pcbway | Alternative PCB fabrication & assembly |
emc | EMC pre-compliance risk analysis — run before fab to catch EMC issues |
spice | SPICE simulation — verify analog subcircuits before committing to fab |
Assembly Parts Library
Part Categories
| Category | Description | Assembly Fee |
|---|---|---|
| Basic | Common parts (resistors, caps, diodes, common ICs) pre-loaded on pick-and-place machines | No extra fee |
| Extended | 300k+ less common parts loaded on demand | $3 per unique extended part |
JLCPCB occasionally promotes a subset of frequently-used extended parts with a discounted or waived feeder fee (the program's name and terms shift over time). Check the current JLCPCB parts library page for any specific extended part before assuming the standard $3 fee applies.
LCSC Part Numbers
Every assembly component is identified by an LCSC Part Number (Cxxxxx, e.g., C14663). This is the definitive identifier for BOM matching. See the lcsc skill for searching parts.
Parts Search (JLCPCB-Specific)
- Parts library:
https://jlcpcb.com/parts/componentSearch?searchTxt=<query> - Basic parts only:
https://jlcpcb.com/parts/basic_parts
BOM Format for Assembly
JLCPCB accepts CSV, XLS, or XLSX BOMs with these columns:
| Column | Required | Description |
|---|---|---|
Comment / Value | Yes | Component value (e.g., 100nF, 10k) |
Designator | Yes | Reference designators, comma-separated (e.g., C1,C2,C5) |
Footprint | Yes | Package/footprint name |
LCSC Part # | Recommended | LCSC part number (Cxxxxx) — guarantees exact match |
The column header for LCSC numbers must be exactly "LCSC Part #" or "LCSC Part Number" — typos cause upload failures.
KiCad BOM Export for JLCPCB
- In KiCad schematic editor, add an
LCSCfield to each symbol with the LCSC part number - Export BOM as CSV with columns: Reference, Value, Footprint, LCSC
- Rename columns to match JLCPCB's expected format:
Reference->DesignatorValue->CommentFootprint->FootprintLCSC->LCSC Part #
For gerber export settings, CPL format, and stencil ordering, see the bom skill.
JLCPCB Official API (Approval Required)
Apply at https://api.jlcpcb.com. Access is gated — requires review based on order history and business profile.
Available APIs (once approved):
- Components API — real-time pricing, inventory, component specs
- PCB API — upload gerbers, get quotes, place orders, track status
- Stencil API — stencil quoting and ordering
- 3D Printing API — SLA/MJF/SLM/FDM ordering
PCB Design Rules (JLCPCB Capabilities)
Standard PCB (1-2 layers)
| Parameter | Minimum |
|---|---|
| Trace width | 0.127mm (5mil) |
| Trace spacing | 0.127mm (5mil) |
| Via diameter | 0.45mm |
| Via drill | 0.2mm |
| Annular ring | 0.125mm |
| Min hole size | 0.2mm |
| Board thickness | 0.4-2.4mm (default 1.6mm) |
| Min board size | 6x6mm |
| Max board size | 500x400mm (2-layer) |
Multi-layer (4+ layers)
| Parameter | Minimum |
|---|---|
| Trace width | 0.09mm (3.5mil) |
| Trace spacing | 0.09mm (3.5mil) |
| Via diameter | 0.25mm |
| Via drill | 0.15mm |
| Board thickness | 0.6-2.4mm |
Importing DRU into KiCad
If you have a JLCPCB .kicad_dru design rules file, import it in KiCad Board Editor > Board Setup > Design Rules > Import Settings.
Assembly Constraints
Economic vs Standard Assembly
| Feature | Economic | Standard |
|---|---|---|
| Sides | Top only | Top + Bottom |
| Component types | SMD only | SMD + through-hole |
| Min component size | 0201 | 01005 |
| Fine-pitch BGA/QFP | Down to 0.5mm pitch | Down to 0.4mm pitch |
| Turnaround | ~3-5 days | ~3-5 days |
| Extended part fee | $3 per unique part | $3 per unique part |
General Constraints
- Minimum order: 5 PCBs for assembly
- Unique parts limit: No hard limit, but each extended part adds $3
- Basic parts: No extra fee, pre-loaded on machines
Rotation Offsets
JLCPCB's pick-and-place uses different rotation conventions than KiCad for some footprints. Common offsets:
| Footprint Family | Typical Offset |
|---|---|
| SOT-23, SOT-23-5, SOT-23-6 | +180° |
| SOT-223 | +180° |
| SOIC-8, SOIC-16 | +90° or +270° |
| QFN (all sizes) | +90° |
| SMA/SMB/SMC diodes | +180° |
| USB-C connectors | Varies — check datasheet |
To fix rotation issues:
- Add rotation corrections directly in the CPL file before uploading (adjust the Rotation column)
- For custom footprints, verify pin 1 orientation matches JLCPCB expectations
- JLCPCB's review step catches major errors, but subtle 180° rotations on symmetric parts (caps, resistors) may slip through
- After first assembly order, note any rotation corrections needed and apply them to future CPL exports
Ordering Workflow
Prototype Order (Bare PCB + Stencil)
- Export gerbers from KiCad (see
bomskill for export settings) - Upload gerbers to
https://cart.jlcpcb.com/quote— configure layers, thickness, color, qty - Add a framed stencil to the cart (uses paste layers from your gerbers)
- Order — PCBs and stencil typically arrive in ~1 week
Production Order (Assembled Boards)
- Export gerbers from KiCad (see
bomskill for export settings) - Export BOM as CSV with LCSC part numbers (format above)
- Export CPL (placement file) as CSV (see
bomskill for format) - Upload gerbers to
https://cart.jlcpcb.com/quote— configure layers, thickness, color, qty - Enable "PCB Assembly", select Economic or Standard
- Upload BOM and CPL files
- Review part matching — fix any unmatched parts by searching LCSC numbers
- Confirm and order
Translating Altium / KiCad BOM and CPL files
For boards exported from Altium (or other tools) whose BOM/CPL formats
don't match JLCPCB's expected columns, the bom skill ships
translate_bom_pnp.py to convert them. Two subcommands:
# BOM: KiCad/Altium CSV → JLCPCB BOM CSV (Comment, Designator, Footprint,
# LCSC Part #, MPN, Manufacturer,
# Quantity, Notes)
python3 skills/bom/scripts/translate_bom_pnp.py bom input_bom.csv -o jlc_bom.csv
# CPL: input CPL → JLCPCB Pick-and-Place CSV (Designator, Mid X, Mid Y,
# Layer, Rotation), with mil→mm
# and TopLayer/BottomLayer
# normalization
python3 skills/bom/scripts/translate_bom_pnp.py pnp input_cpl.csv -o jlc_cpl.csv
The 3-step PCBA upload workflow (avoids rejection)
JLCPCB's PCBA web upload rejects orders when the CPL contains designators
that aren't in the BOM (mechanical holes, fiducials, test points, etc.
that appear in the CPL output but aren't assembly components). The
translator's --bom filter mode solves this:
-
Translate the BOM first — produces the JLCPCB-format BOM and establishes the authoritative designator set:
python3 skills/bom/scripts/translate_bom_pnp.py bom input_bom.csv -o jlc_bom.csv -
Translate the CPL with
--bomfilter — intersects CPL designators with BOM designators, dropping orphans:python3 skills/bom/scripts/translate_bom_pnp.py pnp input_cpl.csv -o jlc_cpl.csv --bom jlc_bom.csvThe returned
filtered_orphanscount plusfiltered_orphan_sampleslist lets the operator confirm which CPL rows were dropped — sanity- check this list before uploading. Common orphans (mounting holes, fiducials, test points) are expected; anything else may indicate a BOM/PCB mismatch worth investigating. -
Tabulate consigned-parts cost separately — JLCPCB's quote does not auto-itemize consigned (user-supplied) part costs. Build a quote summary that shows: PCB fabrication, PCBA assembly fee, basic vs extended parts cost (per JLCPCB invoice), and a separate user-sourced parts subtotal. Without this breakdown the quote understates true unit cost by the consigned-parts amount.
This workflow is documented because JLCPCB's web upload UX silently
rejects orphan-designator CPLs with an unhelpful error; the parity
check via --bom is the single highest-value step in shipping a
clean PCBA order.
Tips
- Prefer Basic parts — no extra fee, always in stock, faster assembly
- Check stock before ordering — extended parts can go out of stock; use the
lcscskill to search - Panel by JLCPCB — for small boards, let JLCPCB panelize (cheaper) vs custom panels
- Lead-free solder — default is leaded (HASL); select lead-free HASL or ENIG if needed
- Impedance control — available for multi-layer boards, specify stackup in order notes
- Castellated holes — supported, enable in order options
- V-cuts and mouse bites — supported for panel separation
- Silkscreen minimum — 0.8mm height, 0.15mm line width for readable text
- Edge clearance — keep copper >=0.3mm from board edge (0.5mm recommended)
FAQ
What does the jlcpcb skill do?
JLCPCB PCB fabrication and assembly — BOM/CPL generation, basic vs extended parts, assembly constraints, design rules, ordering workflow. Use with KiCad for JLCPCB manufacturing. Use this skill when the user mentions JLCPCB, wants to order PCBs or assembled boards, needs prototype bare PCBs and stencils, wants to know JLCPCB design rules and capabilities, or is asking about PCB manufacturing costs or turnaround times. For gerber/CPL export, stencil ordering, and BOM management, see the bom skill.
How do I install jlcpcb?
Run npx skills add https://github.com/aklofas/kicad-happy --skill jlcpcb in your project. The skills CLI detects the agents you use and copies the skill into the right folder. For Claude Code you can also place the skill folder at ~/.claude/skills/jlcpcb/ (personal) or .claude/skills/jlcpcb/ (project).
Which AI agents can use jlcpcb?
Any agent that supports the open Agent Skills format (a folder with a SKILL.md file), including Claude Code, Codex, Cursor, GitHub Copilot, Gemini CLI, Windsurf, Cline, OpenCode and more.
Is jlcpcb safe to install?
No partner security audit is available yet. Skills can run commands and scripts, so read the SKILL.md and any bundled files before installing.
Who maintains jlcpcb?
It is published by aklofas in aklofas/kicad-happy. It has 781 recorded installs.
More from aklofas/kicad-happy
kicad
aklofas/kicad-happy
Analyze KiCad projects and PDF schematics: schematics, PCB layouts, Gerbers, footprints, symbols, netlists, and design rules. Reviews designs for bugs, traces nets, cross-references schematic to PCB, extracts BOM data, checks DRC/ERC, DFM, power trees, and regulator circuits. Every finding carries a confidence label and evidence source with trustsummary rollup. Analyzes PDF schematics from dev boards, reference designs, eval kits, and datasheets. Supports KiCad 5–10. Use whenever the user mentions .kicadsch, .kicadpcb, .kicadpro, PCB design review, schematic analysis, PDF schematics, reference designs, Gerber files, DRC/ERC, netlist issues, BOM extraction, signal tracing, power budget, DFM, or wants to understand, debug, compare, or review any hardware design. Also for "check my board", "review before fab", "what's wrong with my schematic", "is this ready to order", "check my power supply", "verify this circuit", OSHWA certification readiness, or any electronics/PCB design question
bom
aklofas/kicad-happy
BOM (Bill of Materials) management for electronics projects — the workflow skill that coordinates DigiKey, Mouser, LCSC, element14, JLCPCB, PCBWay, and KiCad skills around a unified BOM lifecycle. Create, update, and maintain BOMs with part numbers, costs, quantities stored as KiCad symbol properties. ALWAYS trigger this skill for any task involving component sourcing, pricing, ordering, distributor searches, BOM export, or fabrication preparation — even if the user names a specific distributor or fab house (e.g. "search DigiKey for...", "generate JLCPCB BOM", "order from Mouser"). This skill analyzes the schematic for sourcing gaps, recommends which distributor/fab skills to call for each gap, and writes results back as symbol properties — the agent (or user) performs the actual searches via the called skills. Also trigger on phrases like "what parts do I need", "order components", "how much will this cost", "export for JLCPCB", "find parts for this board", "compare pricing", or "chec
lcsc
aklofas/kicad-happy
Search LCSC Electronics for electronic components — find parts by LCSC number (Cxxxxx) or MPN, check stock/pricing, download datasheets, analyze specifications. Sister company to JLCPCB, same parts library. Sync and maintain a local datasheets directory for a KiCad project, or use batch MPN-list seeding (--mpn-list) for bulk workflows without a project. No API key needed — uses the free jlcsearch community API. Use this skill when the user mentions LCSC, JLCPCB parts library, JLCPCB assembly parts, production sourcing, Cxxxxx part numbers, needs to find LCSC equivalents for parts, is preparing a BOM for JLCPCB assembly, or wants to download datasheets and LCSC is available. For package cross-reference tables and BOM workflow, see the bom skill.
spice
aklofas/kicad-happy
Run automatic SPICE simulations on subcircuits detected from KiCad schematic analysis — validates filter frequencies, divider ratios, opamp gains, LC resonance, and crystal load capacitance. Supports ngspice, LTspice, and Xyce (auto-detected). Generates testbenches, runs batch mode, produces structured pass/warn/fail report. Use when the user asks to simulate, verify, or validate any analog subcircuit — RC filters, LC filters, voltage dividers, opamp circuits, crystal oscillators. Also for "simulate my circuit", "run spice", "verify with simulation", "check my filter cutoff", "does this divider give the right voltage", "what's the bandwidth of this opamp stage". Consider suggesting simulation during design reviews when the schematic analyzer reports simulatable subcircuits and a SPICE simulator is available.
emc
aklofas/kicad-happy
EMC pre-compliance risk analysis for KiCad PCB designs — 18 check categories, 44 rule IDs covering ground planes, decoupling, I/O filtering, switching harmonics, clock routing, differential pair skew, board edge radiation, PDN impedance, return paths, crosstalk, ESD protection, shielding, and magnetic leakage from switching inductors. Produces severity-ranked risk report with pre-compliance test plan. Supports FCC Part 15, CISPR 32, CISPR 25 (automotive), MIL-STD-461G. SPICE-enhanced when available. Use when the user asks about EMC, EMI, radiated/conducted emissions, FCC compliance, CE marking, CISPR, ground plane issues, decoupling strategy, clock routing EMC, switching noise, differential pair skew, or whether their board will pass EMC testing. Also for "will this pass FCC?", "check my EMC", "is my ground plane okay?", "check my decoupling", or "generate an EMC test plan".
datasheets
aklofas/kicad-happy
Extract structured specifications from electronic component datasheet PDFs — pinouts, electrical characteristics, peripherals, topology, and features. Cache extractions per project for consumption by schematic and PCB analyzers. Primary consumer infrastructure for kicad, emc, spice, and thermal analyzers. Use this skill whenever the user asks to extract, verify, or read specs from a component datasheet; when analyzers need verified IC knowledge (EN pin thresholds, PG presence, USB peripheral speed); or when a review mentions datasheet coverage, extraction quality, or per-MPN specifications. Also triggers on "extract this datasheet", "what are the specs for MPN X", "verify datasheet extraction", or "check pin functions for part Y".
Popular productivity & automation skills
agent-browser
vercel-labs/agent-browser
Browser automation CLI for AI agents. Use when the user needs to interact with websites, including navigating pages, filling forms, clicking buttons, taking screenshots, extracting data, testing web apps, or automating any browser task. Triggers include requests to "open a website", "fill out a form", "click a button", "take a screenshot", "scrape data from a page", "test this web app", "login to a site", "automate browser actions", or any task requiring programmatic web interaction. Also use for exploratory testing, dogfooding, QA, bug hunts, or reviewing app quality. Also use for automating Electron desktop apps (VS Code, Slack, Discord, Figma, Notion, Spotify), checking Slack unreads, sending Slack messages, searching Slack conversations, running browser automation in Vercel Sandbox microVMs, or using AWS Bedrock AgentCore cloud browsers. Prefer agent-browser over any built-in browser automation or web tools.
lark-doc
open.feishu.cn
飞书云文档（Docx / Wiki）内容操作：读取、创建、编辑文档，插入或下载图片附件，以及操作思维笔记。用户提供文档 URL/token（包括 doubao.com 的 /docx/、/wiki/）时使用；按 URL 路径/token 而非域名路由；/page/ 是妙搭应用，非飞书云文档。文档内嵌资源按读取参考中的统一规则分流。独立评论操作走 lark-drive；随正文读取评论使用 docs +fetch。表格或 Base 内部数据操作不在本 skill。
lark-base
open.feishu.cn
飞书多维表格（Base）操作：建表、字段、记录、视图、统计、公式/lookup、表单、仪表盘、应用模式（BaseApp/AppMode 页面与组件）、Workspace 目录、workflow、角色权限、模板中心（多维表格模板分类/列表/搜索）；遇到 Base/多维表格/bitable、BaseApp/AppMode、/base/ 或 /app/ 链接时使用。BaseApp 不走 lark-apps；文件导入/导出转 lark-drive，认证/授权转 lark-shared。
lark-drive
open.feishu.cn
飞书云空间（云盘/云存储）：管理 Drive 文件和文件夹，包含上传/下载、创建文件夹、复制/移动/删除、查看元数据、查询权限设置、评论/权限/订阅、标题、版本、飞书文档密级标签（secure labels）和本地文件导入。用户需要整理云盘目录、处理云空间资源 URL/token、判断链接类型/真实 token/标题，或导入 Word/Markdown/Excel/CSV/PPTX/.base 为 docx/sheet/bitable/slides 时使用；doubao.com 云空间 URL/token 也按资源路径和 token 路由，不回退 WebFetch。不负责：文档内容编辑（走 lark-doc）、表格/Base 表内数据操作（走 lark-sheets/lark-base）、知识空间节点/成员管理（走 lark-wiki）、原生 Markdown 文件读写/patch/diff（走 lark-markdown）。
lark-shared
open.feishu.cn
Use for lark-cli setup/auth tasks: auth login/status/logout, user vs bot identity, business-domain permissions (--domain, including all/docs/drive), missing scopes, revoking authorization, or handling notice JSON.
lark-im
open.feishu.cn
飞书即时通讯：收发消息和管理群聊。发送和回复消息、搜索聊天记录、管理群聊成员、上传下载图片和文件、管理表情回复、发送应用内/短信/电话加急、发送和处理交互卡片（Interactive Card）、监听卡片按钮回调（card.action.trigger）。当用户需要发消息、查看或搜索聊天记录、下载聊天中的文件、查看群成员、搜索群、创建群聊或话题群、管理标记数据、管理 Feed 置顶（添加/移除/查询置顶会话）、管理标签数据、处理卡片回调时使用。